A high performance automatic gain control (AGC) circuit is proposed in this paper. The proposed AGC incorporates a modified sample and hold peak-detector. Circuit operations of this new peak-detector are demonstrated superior to the conventional one, by keeping and tracking the peak of the input signal at the same time. In addition, the design complexity of the proposed AGC is reduced in both the low pass filter and the demodulator due to the modified peak-detector. Based on simulation results, the complete AGC loop shows very satisfactory circuit operation. Therefore, it is suitable for high performance communication applications such as ASK receiver.
1.
Introduction Automatic gain control circuits (AGC) are usually employed in the systems where the amplitude of an incoming signal varies over a wide dynamic range [I] . The application domain of such systems is growing very rapidly from sensor interfaces to charge-coupled devices (CCD)/CMOS imagers, wire or wireless communications, disk drive read channels, medical, and multimedia systems, to name a few. Especially in the wireless communications, the signal strength level will be different due to the multi-path fading and different positions. The AGC is therefore used to adjust the received signal to a rated strength level.
The conventional AGC consists of many block circuits, as shown in Fig.1 . The input signal is amplified by the variable gain amplifier (VGA). The comparator compares the signal extracted from the strength of the output by the peak-detector with a reference voltage to set a control signal in the output. The loop filter averages the control signal to generate a dc signal to vary the gain of the variable gain amplifier. Usually, this dc signal of the loop filter output is used as a received signal strength indicator (RSSI) [2] . By this feedback loop, this circuit can automatically sense the strength of the output signal and modify the gain of VGA to keep stable output signal strength.
There are two approaches to implement an AGC. One is analog type. The other is mixed signal type [3] which the peak-detector, comparator and loop filter are implemented by digital circuits. The block diagram of a mixed signal AGC is shown in Fig.2 . 
Fig.2 Mixed signal AGC block diagram
There are some advantages in the mixed signal type AGC. First, the digital circuits have better noise resistance. Second, the components of digital circuits can be realized by a DSP chip or be integrated with the digital circuits of the system to reduce the cost. In some situations the VGA and DAC are combined as a digital controlled VGA, as shown in Fig. 3 . In Fig.3 , it is a VGA with a switched feedback network of resistor to tune the gain. It takes full advantage of negative feedback, so it has good linearity and both large input and output swings. However, there are still some disadvantages in this approach. Because many components are implemented by digital circuits so that an ADC (analog to digital converter) and a DAC (digital to analog converter) are needed. This reason will increase the circuit complexity, chip area and power consumption. There are also quantization errors in the process of AD/DA conversion to affect the performance. In the other hand, the digital feedback control leads to the discontinuous gain variation of VGA.
2.
The proposed AGC The proposed AGC, especially for ASK receiver applications, as shown in Fig.4 , is designed in analog type with Gilbert cell VGA [4, 5] . It uses a sample and hold peak-detector to extract the signal strength of the VGA output. The demodulator converts the signal from the peak-detector output to a digital signal. A charge pump circuit with a capacitance realizes the loop filter of the conventional analog type AGC. By this way, both ADC and DAC are not needed and it is also easy to extract the digital signal in ASK modulation by using a simple demodulator circuit. The proposed AGC will also incorporate a modified peak-detector for high performance applications. The conventional peak-detector There are many types of conventional peak-detectors [6] and their fundamentals, as shown in Fig.5 , are to make use of characteristics of a diode and keep the signal peak by the capacitance.
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Fig.5 The conventional peak-detector
In the positive cycle of the input signal, the diode is forward-biased to charge the capacitance to the voltage of the input signal. Afler reaching the peak of the input signal, the diode becomes reverse-biased to be an open circuit so that the capacitance keeps the peak value of the input signal. The small current is used to discharge the capacitance to track the next peak value. When the input signal voltage is higher than the voltage kept by the capacitance, the diode will become forward-biased and it will charge the capacitance again. Because there is a forward-biased voltage drop of the diode so the Opl is required to cancel the voltage drop. The Op2 is used as a unity gain buffer for the final output. For implementation, two two-stage differential amplifiers can realize these two operational amplifiers. The diode can be realized by a diode connected NMOS transistor and the current source is simply an NMOS transistor operated in the saturation region. Its schematic is given in Fig.6 . The simulation of the conventional peak-detector is shown in Fig.7 (a) and Fig.7 (b) . Although this peak-detector is simple and easy to realize, there is a trade off in keeping and tracking the peak of the signal. A smaller discharge current leads to a smaller edge of sharp teeth of a saw and a worse capability in tracking the next peak. A larger discharge current leads to a larger edge of sharp teeth of a saw and a better capability in tracking the next peak. This trade off leads to the difficulty, that it is hard to design a low pass filter to average the edge of sharp teeth of a saw and fit well to the waveform peak in ASK signal by this peak-detector output.
4.
The proposed sample and hold peak-detector The proposed sample and hold peak-detector, as shown in Fig.8 , overcomes this trade off by keeping and tracking the peak of the signal at the same time.
ut
Input
Fig.8 Proposed sample and holdpeak-detector
The output signal of the IF amplifier is designed to have a dc level at VDDI2 for symmetric swing range. The signal flow of this peak-detector is divided into two paths. One goes through the operational-amplifier and the diode to charge the capacitance. The other goes through the inverters to be amplified and to control the transmission gate. When the input signal is during the positive cycle (the sampling mode), the inverters amplify the input signal as a digital waveform to turn on the transmission gate and so the peak-detector tracks the peak of the input signal well. When the input signal is during the negative cycle (the hold mode), the transmission gate turns off and the capacitance holds the peak voltage of the input signal. The propagation delay in the series of inverters needs designed less than the propagation delay of the operational-amplifier for tracking the peak of the signal. This detailed circuit is shown in Fig. 9. Fig. 9 Schematic diagram of proposed sample and holdpeak detector
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5.
Simulation results The post-layout simulations of our proposed sample and hold peak-detector are shown in Fig.10 (a) and Fig.10 (b) . The edge of sharp teeth of a saw becomes smoother and fits very well to the peak of the signal as compared to the conventional one shown in Fig.7 Input signal 0 5u
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(b) Fig.10 Post-layout simulated transient response of (a) sine wave signal. (6) ASK signal
The detailed circuit of the Gilbert cell VGA in this AGC loop is given in Fig.11 . It is a two-stage amplifier. The first stage is the differential pair used to amplify the input signal. The second stage is the Gilbert cell used to vary ---the gain. Because the output signal is differential and the overall gain in IF circuit is important, a differential to single-ended IF amplifier is needed. This amplifier can be realized by modifying a wide-band amplifier [ 6 ] . The schematic ofthis amplifier is given in Fig.12 .
Fig.12 Proposed IF amplrfier
The whole chip layout is shown in Fig. 13 . Because the output of the peak-detector fits very well to the peak of ASK modulation signal, the digital signal can be directly extracted by using a comparator to compare the peak value with a reference voltage. In the whole chip post-layout simulation, as shown in Fig.14 , the peak value, higher than the reference value is set as logic ' 1 ' Input frequency and otherwise is set as logic '0'. Judging from simulation results, the complete AGC loop operation is very satisfactory.
Hspice simulations of the proposed AGC are listed in the performance summary table. By this design, the degree in the edge of sharp teeth of a saw is reduced so that the design complexity of the loop filter, which is used to average the edge of sharp teeth of a saw, and the demodulator complexity decrease as well. Besides, since this AGC is implemented in CMOS process it can be easily integrated in an ASK receiver. 
Conclusion
In this paper, an analog type automatic gain control circuit has been presented. The proposed AGC incorporates a modified sample and hold peak-detector, whose circuit operation has been demonstrated, superior to the conventional one. Besides, the design complexity of the proposed AGC is reduced in both the low pass filter and the demodulator due to the modified peak-detector. Based on simulation results, the complete AGC loop shows very satisfactory circuit operation. Therefore, it is suitable for high performance communication applications such as ASK receiver.
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